Filter by type:

FLOPS: Efficient On-Chip Learning for Optical Neural Networks Through Stochastic Zeroth-Order Optimization

ABCDPlace: Accelerated Batch-based Concurrent Detailed Placement on Multi-threaded CPUs and GPUs

S3DET: Detecting System Symmetry Constraints for Analog Circuits with Graph Similarity

High-Definition Routing Congestion Prediction for Large-Scale FPGAs

DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement

PDF Code Slides

Simultaneous Placement and Clock Tree Construction for Modern FPGAs


UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine


Placement Mitigation Techniques for Power Grid Electromigration